Features/ARM/SVE: Difference between revisions

From QEMU
No edit summary
Line 3: Line 3:
==In Development ==
==In Development ==


This feature is currently in development.
Support for linux-user mode was merged in the 3.0 cycle. Work on System Emulation mode is ongoing.
 


== More Information ==
== More Information ==


* https://community.arm.com/processors/b/blog/posts/technology-update-the-scalable-vector-extension-sve-for-the-armv8-a-architecture
* https://community.arm.com/processors/b/blog/posts/technology-update-the-scalable-vector-extension-sve-for-the-armv8-a-architecture

Revision as of 11:28, 31 July 2018

ARM's Scalable Vector Extensions are a novel extension to existing NEON and AdvSIMD extensions for providing vector processing. The novel part is the way the instruction set is structured allows for code generation without knowing what the implementation defined total vector length is.

In Development

Support for linux-user mode was merged in the 3.0 cycle. Work on System Emulation mode is ongoing.

More Information