Features/Xtensa: Difference between revisions
mNo edit summary |
mNo edit summary |
||
| Line 10: | Line 10: | ||
== Status == | == Status == | ||
Target can run linux on sim and lx60 boards with dc232b cpu. Kernel must be loaded with -kernel option, rootfs may be in a filesystem image file for the sim board, or may be mounted via NFS for the lx60. | Target can run linux on sim and lx60 boards with dc232b cpu in system emulation mode. Kernel must be loaded with -kernel option, rootfs may be in a filesystem image file for the sim board, or may be mounted via NFS for the lx60. | ||
Target configured with custom cpu can run ThreadX RTOS. | Target configured with custom cpu can run ThreadX RTOS. | ||
| Line 23: | Line 23: | ||
* implement ISA extensions like FLIX, wide branches or SIMD; | * implement ISA extensions like FLIX, wide branches or SIMD; | ||
* implement interrupt distribution hardware for SMP configurations; | * implement interrupt distribution hardware for SMP configurations; | ||
* implement user emulation mode; | |||
== Development == | == Development == | ||
Current development status, useful links and related repos may be found there: http://wiki.osll.spb.ru/doku.php?id=etc:users:jcmvbkbc:qemu-target-xtensa | Current development status, useful links and related repos may be found there: http://wiki.osll.spb.ru/doku.php?id=etc:users:jcmvbkbc:qemu-target-xtensa | ||
Revision as of 11:43, 10 October 2011
Summary
Add emulation of the Tensilica Xtensa processor family.
Owner
- Name: Max Filippov / Open Source and Linux Lab
- Email: jcmvbkbc@gmail.com
Status
Target can run linux on sim and lx60 boards with dc232b cpu in system emulation mode. Kernel must be loaded with -kernel option, rootfs may be in a filesystem image file for the sim board, or may be mounted via NFS for the lx60.
Target configured with custom cpu can run ThreadX RTOS.
Support for new cpu cores may be added with minimal amount of hand-written code by reusing architecture variant overlay.
TODO
- implement remaining hardware for the lx60 board (FLASH, LEDs, DIP switches, LCD?, audio codec?);
- implement remaining core ISA options: coprocessors, floating point, debug and cache;
- implement cycle-accurate simulation mode;
- implement ISA extensions like FLIX, wide branches or SIMD;
- implement interrupt distribution hardware for SMP configurations;
- implement user emulation mode;
Development
Current development status, useful links and related repos may be found there: http://wiki.osll.spb.ru/doku.php?id=etc:users:jcmvbkbc:qemu-target-xtensa