Documentation/ISAManuals: Difference between revisions

From QEMU
(added MIPS)
 
(18 intermediate revisions by 9 users not shown)
Line 11: Line 11:
== ARM ==
== ARM ==


* [http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.set.architecture/index.html ARM]
* [https://developer.arm.com/products/architecture/a-profile/docs List of A-profile related documentation]
* [https://developer.arm.com/products/architecture/m-profile/docs List of M-profile related documentation]
* The most significant document is the [https://developer.arm.com/docs/ddi0487/latest/arm-architecture-reference-manual-armv8-for-armv8-a-architecture-profile v8A ARM ARM]
 
If you are spending time in the translator or generator you may find the [https://developer.arm.com/products/architecture/a-profile/exploration-tools HTML rendering of the XML] more useful.


== Blackfin ==
== Blackfin ==


* [http://www.analog.com/static/imported-files/processor_manuals/blackfin_pgr.ref.man.rev1.3.pdf Blackfin]
* [http://www.analog.com/static/imported-files/processor_manuals/Blackfin_pgr_rev2.0.pdf Blackfin]


== CRIS ==
== CRIS ==
Line 21: Line 25:
== HPPA (PA-RISC) ==
== HPPA (PA-RISC) ==


* [http://h21007.www2.hp.com/dspp/tech/tech_TechByTypePage_IDX/1,4690,40106-0,00.html HPPA] (search for "PA-RISC Architecture")
* [https://parisc.wiki.kernel.org/images-parisc/6/68/Pa11_acd.pdf PA-RISC 1.1 (32bit) Instruction Set Architecture]
* [https://parisc.wiki.kernel.org/images-parisc/7/73/Parisc2.0.pdf PA-RISC 2.0 (64bit) Instruction Set Architecture]


== LatticeMico32 ==
== LatticeMico32 ==
* [http://www.latticesemi.com/documents/doc41986x74.pdf LatticeMico32]


== m68k ==
== m68k ==
* [http://www.nxp.com/files/archives/doc/ref_manual/M68000PRM.pdf M68k Programmer's Reference Manual]
* [http://www.nxp.com/files/dsp/doc/ref_manual/CFPRM.pdf ColdFire Programmer's Reference Manual]


== Microblaze ==
== Microblaze ==
Line 36: Line 45:


* [http://www.ibm.com/developerworks/systems/library/es-archguide-v2.html PowerPC 2.02]
* [http://www.ibm.com/developerworks/systems/library/es-archguide-v2.html PowerPC 2.02]
* [http://www.power.org/resources/downloads/PowerISA_V2.06B_V2_PUBLIC.pdf PowerPC 2.06]
* [https://openpowerfoundation.org/?resource_lib=ibm-power-isa-version-2-07-b PowerISA 2.07 (POWER8) ]
* [https://openpowerfoundation.org/?resource_lib=power-isa-version-3-0 PowerISA 3.0 (POWER9) ]


== S390x (zSeries) ==
== S390x (zSeries) ==


* [http://lars.nocrew.org/computers/processors/ESA390/dz9zr002.pdf S390x]
* [http://lars.nocrew.org/computers/processors/ESA390/dz9zr002.pdf z/Architecture Principles of Operation] (Third edition, 2003)
* [http://www-01.ibm.com/support/docview.wss?uid=isg26480faec85f44e2385256d5200627dee&aid=1 z/Architecture Principles of Operation] (Fourth edition, 2004)
* [http://publibfp.dhe.ibm.com/epubs/pdf/dz9zr009.pdf z/Architecture Principles of Operation] (Tenth edition, 2012)
* [https://www-304.ibm.com/support/docview.wss?uid=isg29c69415c1e82603c852576700058075a&aid=1 z/Architecture Reference Summary] (Ninth edition, 2015)
* [http://bitsavers.trailing-edge.com/pdf/ibm/370/princOps/SA22-7095-0_370-XA_Interpretive_Execution_Jan84.pdf s370 Interpretive Execution]


== SH4 ==
== SH4 ==
Line 47: Line 61:


* [http://www.sparc.org/specificationsDocuments.html SPARC v8 and v9]
* [http://www.sparc.org/specificationsDocuments.html SPARC v8 and v9]
== TriCore ==
=== v1.3 & v1.3.1 ===
* [https://www.infineon.com/dgdl/tc_v131_corearchitecture_v__138.pdf?fileId=db3a304412b407950112b409c4500359 Volume 1]
* [http://www.infineon.com/dgdl/tc_v131_instructionset_v138.pdf?fileId=db3a304412b407950112b409b6dd0352 Volume 2]
=== v1.6 ===
* [https://www.infineon.com/dgdl/tc1_6__architecture_vol1.pdf?fileId=db3a3043372d5cc801373b0f374d5d67 Volume 1]
* [http://www.infineon.com/dgdl/tc1_6__architecture_vol2.pdf?fileId=db3a3043372d5cc801374ad9c0653ad9 Volume 2]
=== v1.6.1 (aka 1.6P/E) ===
* [https://www.infineon.com/dgdl/Infineon-TC2xx_Architecture_vol1-UM-v01_00-EN.pdf?fileId=5546d46269bda8df0169ca1bea3624a5 Volume 1]
* [https://www.infineon.com/dgdl/Infineon-TC2xx_Architecture_vol2-UM-v01_00-EN.pdf?fileId=5546d46269bda8df0169ca1bf33124a8 Volume 2]
=== 1.6.2 ===
* [https://www.infineon.com/dgdl/Infineon-AURIX_TC3xx_Architecture_vol1-UserManual-v01_00-EN.pdf?fileId=5546d46276fb756a01771bc4c2e33bdd Volume 1]
* [https://www.infineon.com/dgdl/Infineon-AURIX_TC3xx_Architecture_vol2-UserManual-v01_00-EN.pdf?fileId=5546d46276fb756a01771bc4a6d73b70 Volume 2]


== x86 ==
== x86 ==
Line 52: Line 81:
* [http://developer.amd.com/documentation/guides/pages/default.aspx AMD]
* [http://developer.amd.com/documentation/guides/pages/default.aspx AMD]
* [http://www.intel.com/products/processor/manuals/ Intel]
* [http://www.intel.com/products/processor/manuals/ Intel]
== Xtensa ==
* [https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/tools/ip/tensilica-ip/isa-summary.pdf Base Xtensa ISA]

Latest revision as of 13:24, 19 May 2023

Instruction Set Manuals

Some pointers for the various ISAs that QEMU supports (either as target or as host).

Alpha

  • Alpha (look for the "Alpha Architecture Handbook")

ARM

If you are spending time in the translator or generator you may find the HTML rendering of the XML more useful.

Blackfin

CRIS

HPPA (PA-RISC)

LatticeMico32

m68k

Microblaze

MIPS

PowerPC

S390x (zSeries)

SH4

SPARC

TriCore

v1.3 & v1.3.1

v1.6

v1.6.1 (aka 1.6P/E)

1.6.2

x86

Xtensa