Features/Xtensa: Difference between revisions
m (→Development: update changed URL) |
m (update information on boards and cores) |
||
| Line 10: | Line 10: | ||
== Status == | == Status == | ||
Target can run linux on sim and lx60 boards with dc232b/dc233c/fsf cpus in system emulation mode. Kernel may be loaded with -kernel option, or by u-boot from FLASH or from TFTP, rootfs may be in a filesystem image file for the sim board, or may be mounted via NFS for the | Target can run linux on sim and xtfpga (lx60/lx200/ml605/kc705) boards with dc232b/dc233c/fsf/custom cpus in system emulation mode. Kernel may be loaded with -kernel option, or by u-boot from FLASH or from TFTP, rootfs may be in a filesystem image file for the sim board, or may be mounted via NFS for the xtfpga. | ||
Target configured with custom cpu can run ThreadX RTOS. | Target configured with custom cpu can run ThreadX RTOS. | ||
| Line 18: | Line 18: | ||
== TODO == | == TODO == | ||
* implement remaining hardware for | * implement remaining hardware for xtfpga boards (LEDs, DIP switches, LCD?, audio codec?); | ||
* implement remaining core ISA options: cache; | * implement remaining core ISA options: cache; | ||
* implement cycle-accurate simulation mode; | * implement cycle-accurate simulation mode; | ||
Revision as of 21:15, 11 September 2014
Summary
Add emulation of the Tensilica Xtensa processor family.
Owner
- Name: Max Filippov / Open Source and Linux Lab
- Email: jcmvbkbc@gmail.com
Status
Target can run linux on sim and xtfpga (lx60/lx200/ml605/kc705) boards with dc232b/dc233c/fsf/custom cpus in system emulation mode. Kernel may be loaded with -kernel option, or by u-boot from FLASH or from TFTP, rootfs may be in a filesystem image file for the sim board, or may be mounted via NFS for the xtfpga.
Target configured with custom cpu can run ThreadX RTOS.
Support for new cpu cores may be added with minimal amount of hand-written code by reusing architecture variant overlay.
TODO
- implement remaining hardware for xtfpga boards (LEDs, DIP switches, LCD?, audio codec?);
- implement remaining core ISA options: cache;
- implement cycle-accurate simulation mode;
- implement ISA extensions like FLIX, wide branches or SIMD;
- implement interrupt distribution hardware for SMP configurations;
- implement user emulation mode;
Development
Current development status, useful links and related repos may be found there: http://osll.ru/doku.php?id=etc:users:jcmvbkbc:qemu-target-xtensa
Linux/xtensa page about Xtensa on QEMU.